Abstrud-Embedded capacitor for noise suppression on power bus is analyzed and compared witb discrete capacitor by full wave simulation from 40MHz to 5GHz In this paper, the design metbodology of power bus is demonstrated by analyzing self and transfer impedance characteristic of the embedded capacitor.
INTRODUCTION
An increase in clock speed on individual chips in a system causes a large amount of current change on power bus, and this induces noise on the non-ideal power bus. This noise, known as simultaneous switching noise (SSN), is the main source of electromagnetic emissions, and nowadays the system performance is severely affected by SSN. As a result, the reduction of this noise is critical for system reliability and EMI suppression. Many useful techniques have been proposed in order to minimize the amount of SSN generated and deploying decoupling capacitor is generally one of the simplest ways to reduce the noise effectively. Basically, it reduces the loop inductances by makimg a short current path for the chips, and the noise, which is inversely proportional to the loop inductance, is reduced significantly. Although this decoupling capacitor scheme can be used regardless of frequency range typical discrete capacitor has parasitic and internal inductance. It exhibits inductive characteristics in the high frequency region and, therefore, it is no longer effective in suppressing SSN i n the over GHz high frequency range. Although many identical capacitors can be mounted on the same board in order to reduce the effective inductance of the capacitors, a large number of capacitors reduce the reliability of the systems and occupy a large area [I] . To overcome these drawbacks of employing discrete capacitors as decoupling capacitors, an embedded capacitor using higkk dielectric thii film was proposed. The embedded capacitor uses the high-k thin dielectric film to achieve large capacitance and as it is buried inside the PCB or the package as an additional layer, it eliminates discrete capacitor pad inductance as well as the internal inductance of discrete capacitor. In addition, it also . These papers focused on the evaluation of the embedded materials with self-impedance analysis and showed the intrinsic characteristics of the embedded capacitors. In this paper, the embedded capacitor was evaluated by analyzing the self-impedance characteristic and the coupling reduction techniques between two split power planes.
U. DESCRIPTTON OF DEVICES UNDER TEST
In this section, the layer stack-ups and layouts of the test vehicles, used for the package substrak in this paper, are described. To evaluate the decoupling performance of the embedded capacitor, the test vehicles were analyzed using both the embedded capacitor and discrete capacitor in order to compare the performance. The 3-layer test vehicle consists of signal, power, and ground layers, and the discrete capacitor is mounted on the signal layer. The discrete capacitor is connected to the power plane and the ground plane through vias. In 4-layer embedded capacitor test vehicle, additional ground plane between the signal plane and the power plane was introduced. High-k dielectric thin film material was used for the isolation between the additional ground plane and the power plane. A dielectric thickness of l0um for high-k dielectric layer, which has a dielectric constant of 20, was used. With a lOum dielectric thickness, a capacitance density of 1.77nF/cm2 for the embedded capacitor is achieved.
To evaluate and compare the performance of embedded capacitor, the discrete capacitors having InF capacitance and 500pH inductance was mounted on the 3-layer test vehicle. Reverse ratio 0612 size discrete capacitor was used due to its lower internal inductance, but it was difficult to place more than 8 capacitors due to its sue and available space. Fig. 1 and the number of vias and discrete capacitors are shown, and each DUTs is labeled with the index for easy identification. The test vehicles were separated into two groups. The fust group, shown in Fig. 2 (a) , is used to evaluate the selfimpedance characteristics of the embedded capacitor. Power, ground and embedded layers in this group are solid planes. There is a single probe pad, which is used for one port analysis, in the center of package to measure the self-impedance depending on the distribution and the number of vias or capacitors. In the second group, shown in Fig. 2 (b) , the power layer is split into two by a 150um gap, and there are two probe pads that are used for two port analysis in the center of each power plane. From this group, the self-impedance characteristics of the embedded capacitor with two power planes were analyzed, and the noise coupling suppression between two power planes was studied using -ferimpedance behavior.
In. SOLID POWER BUS ANAYSIS
The self-impedance of the solid power bus was analyzed to evaluate the characteristics of the embedded capacitor using the test group designed for single port measurement, and the characteristic of the embedded capacitor is compared with that of the discrete capacitor. Fig. 3 shows the self-impedance results, and it is plotted on a hear-log scale as a function of frequency from 40MHz to 5GHz. In rig. 3, the characteristics of the discrete capacitor and the embedded capacitor are presented by self-impedance. These self-impedance results differ depending on the capacitor type, and it is explained with the simple power bus models in Fig. 4 . The following conditions are applied as the embedded capacitor is buried inside the package.
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Lpad-Emtcddd = As a result, the overall inductance of the power bus decreases with the embedded capacitor, and this'.not only reduce the magnitude of the self impedance in low frequency range but also shift the first parallel resonance to higher frequency. Therefore, it is able to supply low impedance to power bus over a large frequency range as shown in Fig. 3 (b) . On the other hand, the effectiveness of the discrete capacitor is restricted to the low frequency region below its resonance frequency due to its large inductance.
The self-impedance is shown to be a function of the quantity and the distribution of discrete capacitors and vias, and this relationship can also be explained with the above power bus models shown in Fig. 4 . The distance between discrete capacitors or vias and the probing point is proportional to the plane inductance, and the number of discrete capacitors and vias &e inversely proportional to the internal inductance of each capacitor. Therefore, overall inductance of power bus is affected. The overall inductance of the power bus can be extracted h m the self impedance results, and the results are summarized in Table 1 .
From the extracted values, it is clear that total effective inductance is strongly affected by the number of capacitors, which have larger series inductance. On the other hand, the effective inductance is kept low regardless of the number of vias in the case of the embedded capacitor due to its low selfinductance. As a result, it is possible to use the embedded capacitor in higher frequency region with a minimum number of vias. Furthermore, although it is difficult to use more than 8 discrete capacitors on the test package due to limited space constraint, it is possible to add more vias, which will further reduce the inductance, in the package for the embedded capacitor application.
IV. SPLIT POWER BUS ANALYSIS
In this section, the inter-plane coupling between two power planes was analyzed by studying the self-impedance at each port and transfer-impedance between two ports. When a power plane is separated into two planes by a gap, the noise coupling is reduced significantly. However, it is not sufficient for the noise sensitive circuit such as PLL although the decoupling capacitors can be used in this application. Discrete capacitor and the embedded capacitor characteristics were analyzed with respect to the distribution and the number of capacitors and vias. Fig. 5 shows the self-impedance and transfer-impedance characteristics for various configurations.
In order to analyze the relationship between the distribution patterns and the performance of the power bus, the number of discrete capacitors and vias was fixed at two. The selfimpedance and the transfer-impedance plots are then compared. Firstly the distance of discrete capacitors and vias from the probing point was studied. In TD(E)2-1, the distance is very short compare to the other test vehicles and the same distance can be observed in TD(E)2-2 and TD(E)2-3. As stated in section Ill earlier, when the discrete capacitors and the vias are located near the probe pad, the impedance has the lowest value because of smaller plane inductance. Therefore, TD(E)-I exhibits the lowest inductance because the vias are placed closer to the probe pad than in the other test vehicles and the transfer impedance is also the lowest because the transfer impedance is highly correlated with the self-impedance. However, it is usually impractical to place the discrete capacitors or the vias in the center of the package as the area must be reserved for chip mounting and routing. Hence, the distribution pattern shown in TD(E)2-2 and TD(E)2-3 are analyzed. In TD(E)2-2 and TD(E)2-3, each via is located on different power planes at the same end of the split power planes next to the slot and diagonally at the opposite end of the split power planes respectively. Fig. 6 shows the return current loop and impedance map for both cases. Although each via is located on different power planes, both of them supply return current path for each port, and it reduces the overall inductance as shown in Fig. 6 (a) . There are no appreciable differences in Idimensional current loop between the two test vehicles. However, it can be seen 60m a 2dimensional impedance map illustrated in Fig. 6 (b) that each distribution is quite different.
If it is assumed that the discrete capacitors or the vias are located at port 3 and port 4 (or port 43, the following formula can be derived, where 2 , is the impedance of decoupling capacitor. It can be seen that Z31 is the only variable and the other impedances are constants. The impedances in the right side of equations are the self-impedance and the transfer-impedance at each port. Comparing Z3q with Z'3J in Fig. 6 , which indicate the transfer-impedance between decoupling capacitors in TD(E)2-2 and TD(E)2-3 respectively, the magnitude of Z'34 is larger than that of &a because the transfer-impedance is dominated by the plane inductance. The self-impedance and the transfer-impedance in the power bus decreases as Z34 increases, As a result, TD(E)2-3 exhibits the lower impedance characteristics than TD(E)2-2 and it has been validated with the impedance results in Fig. 5 .
Secondly the number of discrete capacitors and vias is varied, and the impedance plots are shown in Fig. 7 . As expected, the increase in number of capacitor and via causes inductance to reduce, and as a result, the series and fust parallel resonance frequencies shift to higher frequency. As shown in the previous sectiob the inductance is inversely proportional to the number of vias, and the best performance is illustrated by TDO-1 and TE16-1. In this paper, it was demonstrated that the embedded capacitor c,an be used effectively for noise coupling suppression. The characteristic of the various embedded capacitors was analyzed based on the full wave simulation and the measurement results. From the analysis, it is very clear that the embedded capacitor has lower inductance than the discrete capacitor and it is most suitable for powerlground noise reduction.
After evaluating the characteristic of the embedded capacitor, various techniques were analyzed to suppress noise coupling using the embedded capacitor based on the selfimpedance and the transfer-impedance results. From this analysis, the relationship between the distribution of viis and the noise coupling suppression was developed.
